

# SEGA™ SERVICE MANUAL

## GENESIS MEGA DRIVE PAL MEGA CD/SEGA CD

NO.	010
ISSUED	APRIL, 1994

### CONTENTS

<b>GENESIS VA7</b>	
PARTS SPECIFICATIONS .....	2
<b>MEGA DRIVE PAL VA6.5</b>	
PARTS SPECIFICATIONS .....	11
<b>MEGA CD / SEGA CD</b>	
PARTS SPECIFICATIONS .....	22

This manual contains IC specification to be added to the manuals issued previously.

**Sega Enterprises, Ltd.**


# PARTS SPECIFICATIONS

## IC1 16/32-bit Microprocessor


IC MC68HC000FN8

IC HD68HC000CP8

### ■ Top View & Pin Layout



### ■ Signal Description



### ■ Description


No.	Pin Name	I/O	Function	No.	Pin Name	I/O	Function	No.	Pin Name	I/O	Function
1	D <sub>4</sub>	I/O	Data bus	23	VPA	I	Valid peripheral address	46	A <sub>15</sub>	O	Address bus
2	D <sub>3</sub>			24	BERR	I	Bus error	47	A <sub>16</sub>		
3	D <sub>2</sub>			25	IPL <sub>2</sub>	I	Interrupt control	48	A <sub>17</sub>		
4	D <sub>1</sub>			26	IPL <sub>1</sub>			49	A <sub>18</sub>		
5	D <sub>0</sub>			27	IPL <sub>0</sub>			50	A <sub>19</sub>		
6	AS	O	Address strobe	28	FC <sub>2</sub>	O	Processor status	51	A <sub>20</sub>		
7	UDS	O	Upper data strobe	29	FC <sub>1</sub>			52	V <sub>CC</sub>	-	Power supply
8	LDS	O	Lower data strobe	30	FC <sub>0</sub>			53	A <sub>21</sub>	O	Address bus
9	R/W	O	Read/Write	31	NC	-	54	A <sub>22</sub>			
10	DTACK	I	Data transfer Acknowledge	32	A <sub>1</sub>	O	Address bus	55	A <sub>23</sub>		
11	BG	O	Bus grant	33	A <sub>2</sub>			56	V <sub>SS</sub>	-	GND
12	BGACK	I	Bus grant acknowledge	34	A <sub>3</sub>			57	V <sub>SS</sub>	-	GND
13	BR	I	Bus request	35	A <sub>4</sub>			58	D <sub>15</sub>	I/O	Data bus
14	V <sub>CC</sub>	-	Power supply	36	A <sub>5</sub>			59	D <sub>14</sub>		
15	CLK	I	Clock	37	A <sub>6</sub>			60	D <sub>13</sub>		
16	V <sub>SS</sub>	-	GND	38	A <sub>7</sub>			61	D <sub>12</sub>		
17	V <sub>SS</sub>			39	A <sub>8</sub>			62	D <sub>11</sub>		
18	NC	-	Not connected	40	A <sub>9</sub>			63	D <sub>10</sub>		
19	HALT	I/O	Halt	41	A <sub>10</sub>			64	D <sub>9</sub>		
20	RES	I/O	Reset	42	A <sub>11</sub>			65	D <sub>8</sub>		
21	VMA	O	Valid memory address	43	A <sub>12</sub>			66	D <sub>7</sub>		
22	E	O	Enable	44	A <sub>13</sub>			67	D <sub>6</sub>		
				45	A <sub>14</sub>			68	D <sub>5</sub>		

**IC2/3 32768 Word × 8bit CMOS Pseudo-Static RAM**

IC HM65256BLFP-10

IC TC51832FL-10


■ Top View & Pin Layout



■ Pin name

Pin Name	Function
A0~A14	Address input
R/W	Read/write input
$\overline{\text{OE/RFSH}}$	Output enable input/refresh input
$\overline{\text{CE}}$	Chip enable input
I/O1~I/O8	Data input/output
V <sub>DD</sub>	Power supply
GND	Ground


■ Block Diagram



IC4 Z80A Central Processing Unit

IC Z80A  
315-0041

■ Top View & Pin Layout



■ Description

Pin	Pin Name	I/O	Function
30~40 1~5	A0~A15	3-STATE O	System address bus.
15~12 7~10	D0-D7	3-STATE I/O	System data bus.
6	$\overline{\text{CLOCK}}$	I	Receives a +5V single-phase clock signal.
16	$\overline{\text{INT}}$	I	Active "Low". If the input/output device issues a signal that requests an interrupt to the Z80 CPU and the interrupt enable flag is zero, this interrupt request is accepted at the end of the instruction that is currently in progress.
17	$\overline{\text{NMI}}$	I	Active "Low". This is an interrupt request that has priority over $\overline{\text{INT}}$ and cannot be inhibited by the software. $\overline{\text{NMI}}$ is always accepted, and when the instruction that is currently in progress finishes, interrupt processing is started and the Z80 CPU automatically starts from address 0066H.
18	$\overline{\text{HALT}}$	O	Active "Low". This indicates that the HALT instruction is being executed. Executes the NOP instruction internally and also refreshes memory. The halt state is released by $\overline{\text{RESET}}$ , $\overline{\text{NMI}}$ or $\overline{\text{INT}}$ (when enabled).
19	$\overline{\text{MREQ}}$	3-STATE O	Active "Low". This indicates that the address bus outputs the effective memory address for memory read/write.
20	$\overline{\text{IORQ}}$	3-STATE O	Active "Low". This indicates that the low-order 8 bits of the address bus output effective addresses of the input/output device for the read/write operation with this device. This is output together with $\overline{\text{MI}}$ during an interrupt response to indicate the response.
21	$\overline{\text{RD}}$	3-STATE O	Active "Low". This indicates the timing with which data from the memory or input/output device is read.
22	$\overline{\text{WR}}$	3-STATE O	Active "Low". This indicates that the effective data to be written to the memory or input/output device the address of which is specified is on the data bus.
23	$\overline{\text{BUSAK}}$	O	When the bus request is acknowledged, this informs the bus master which outputs the bus request that the system bus can be controlled.
24	$\overline{\text{WAIT}}$	I	Active "Low". Signal to inform the CPU that the memory or input/output device the address of which is specified is not ready to send data. The CPU is waiting when this signal is input.
25	$\overline{\text{BUSRQ}}$	I	Active "Low". This has priority over $\overline{\text{NMI}}$ and is accepted at the end of the machine cycle that is currently in progress. This is set to "Low" when a bus master other than the CPU wants to control the system bus.
26	$\overline{\text{RESET}}$	I	Active "Low". This resets the interrupt enable flag, interrupt vector register and memory refresh register of the program counter to set the interrupt mode to mode 0, thus initializing the Z80 CPU.
27	$\overline{\text{MI}}$	O	Active "Low". This indicates that the machine cycle being executed is an OP code fetch cycle.
28	$\overline{\text{RFSH}}$	O	Active "Low". This indicates that the address for refreshing the dynamic RAM is output to the low-order 7 bits of the address bus. $\overline{\text{MREQ}}$ also goes "Low" at this time.


### IC5 65536 bit Static CMOS RAM

IC UPD4364G-15L

IC MB8464A-80


IC MB8464A-10LL

#### Top view & Pin Layout



$A_0$ - $A_{12}$  : ADDRESS INPUT  
 $OE$  : OUTPUT ENABLE INPUT  
 $I/O_1$ - $I/O_8$  : DATA IN/OUTPUT  
 $V_{CC}$  : +5V POWER SUPPLY  
 $\overline{CE}_1, CE_2$  : CHIP ENABLE 1, 2 INPUT  
 $GND$  : GROUND  
 $\overline{WE}$  : WRITE ENABLE INPUT  
 $NC$  : NO CONNECTION

#### Block Diagram



#### Operation Mode

$\overline{CE}_1$	$CE_2$	$\overline{OE}$	$\overline{WE}$	MODE	OUTPUT STATE	POWER SUPPLY CURRENT
H	x	x	x	Non-select (Power down)	High impedance	$I_{SB}$
x	L	x	x			
L	H	H	H	Output disable		$I_{CCA}$
L	H	L	H	Read	$D_{OUT}$	
L	H	x	L	Write	$D_{IN}$	


### IC6 CUSTOM IC

IC CUSTOM CHIP SGE FC1004  
315-5487-R

IC CUSTOM CHIP SGE FC1004  
837-5487-01R

IC CUSTOM CHIP SGE FC1004  
315-5487-01R

#### Top View & Pin Layout



#### Description

Pin No.	Name	I/O	Function	Pin No.	Name	I/O	Function
1	SD0	I	Dual port RAM interface signals.	5	SD4	I	Dual port RAM interface signals.
2	SD1			6	SD5		
3	SD2			7	SD6		
4	SD3			8	SD7		

Pin No.	Name	I/O	Function
9	$\overline{SE1}$	O	Dual port RAM interface signals.
10	$\overline{SE0}$		
11	$\overline{SC}$		
12	$\overline{RAS1}$		
13	$\overline{CAS1}$		
14	$\overline{WE1}$		
15	$\overline{WE0}$		
16	$\overline{OE1}$	I/O	Dual port RAM interface signals.
17	RD0		
18	RD1		
19	RD2		
20	RD3	-	GND
21	VSS		
22	RD4	I/O	Dual port RAM interface signals.
23	RD5		
24	RD6		
25	RD7		
26	AD0		
27	AD1		
28	AD2		
29	AD3		
30	AD4		
31	AD5		
32	AD6		
33	AD7	-	VIDEO+PSG
34	VIDEO AVSS		
35	R (ANALOG)		
36	G (ANALOG)		
37	B (ANALOG)	O	VIDEO+PSG
38	VIDEO AVDD		
39	$\overline{YS}$	O	
40	SPA/B	I/O	
41	$\overline{VSYNC}$	O	
42	$\overline{CSYNC}$	I/O	VIDEO+PSG
43	$\overline{HSYNC}$	I/O	
44	VDD	-	Power supply.
45	$\overline{M3}$	I	
46	$\overline{NTSC}$		
47	$\overline{VPA}$	O	68000 interface signals.
48	$\overline{HALT}$		
49	$\overline{RESET}$		
50	FC0	I	
51	FC1		
52	$\overline{MREQ}$	I/O	Z80 interface signals.
53	VSS	-	GND
54	AUSS	-	FM
55	MOR	O	
56	MOL	-	
57	SOUND	-	
58	$\overline{SOUND}$	I/O	Use this pin set to open certainly.

Pin No.	Name	I/O	Function	
59	$\overline{ZRES}$	I/O	Z80 interface signals.	
60	$\overline{ZBAK}$	I	Z80 interface signals.	
61	$\overline{NMI}$	O		
62	$\overline{ZBR}$	I/O		
63	$\overline{WAIT}$			
64	$\overline{EOE}$	O	P-SRAM interface.	
65	$\overline{NOE}$			
66	$\overline{ZRAM}$	O	SRAM interface.	
67	$\overline{REF}$			
68	$\overline{CAS2}$	O		
69	$\overline{RAS2}$			
70	$\overline{ASEL}$			
71	$\overline{ROM}$			
72	$\overline{FDC}$			
73	$\overline{FDWR}$			
74	$\overline{CEO}$			
75	$\overline{TIME}$			
76	$\overline{CART}$			I
77	IA14			O
78	$\overline{WRES}$			I
79	$\overline{DISK}$	I/O		
80	VDD	-	Power supply.	
81	TEST0	I/O	Test signal. (Set to "0" certainly.)	
82	TEST1	I	Test signals. (These pins set to all open.)	
83	TEST2			
84	TEST3			
85	PC0	I/O	Joy pad interface.	
86	PC1			
87	PC2			
88	PC3			
89	PC4			
90	PC5			
91	PC6			
92	VSS	-	GND	
93	PB0	I/O	Joy pad Interface.	
94	PB1			
95	PB2			
96	PB3			
97	PB4			
98	PB5			
99	PB6			
100	PA0			
101	PA1			
102	PA2			
103	PA3			
104	PA4			
105	PA5			
106	PA6			
107	$\overline{JAP}$	I/O		
108	$\overline{FRES}$			

Pin No.	Name	I/O	Function
109	ZV	I/O	Use this pin set to open certainly.
110	VZ		
111	IO		
112	ZA0	I/O	Z80 address bus.
113	ZA1		
114	ZA2		
115	ZA3		
116	ZA4		
117	ZA5		
118	ZA6		
119	ZA7		
120	ZA8		
121	ZA9		
122	ZA10		
123	ZA11		
124	ZA12		
125	ZA13		
126	ZA14		
127	ZA15		
128	$\overline{\text{SRES}}$	I	
129	SEL1		
130	CLK	I/O	68000 interface signals.
131	SBCR	O	VIDEO+PSG
132	ZCLK	I/O	Z80 interface signals.
133	VSS	-	GND
134	MCLK	I	
135	EDCLK	I/O	
136	VDD	-	Power supply.
137	VD0	I/O	68000 data bus.
138	VD1		
139	VD2		
140	VD3		
141	VD4		
142	VD5		
143	VD6		
144	VD7		
145	VD8		
146	VD9		
147	VD10		
148	VD11		
149	VD12		
150	VD13		
151	VD14		
152	VD15		
153	VSS	-	GND
154	VA1	I/O	68000 address bus.
155	VA2		
156	VA3		
157	VA4		
158	VA5		

Pin No.	Name	I/O	Function
159	VA6	I/O	68000 address bus.
160	VA7		
161	VA8		
162	VA9		
163	VA10		
164	VA11		
165	VA12		
166	VA13		
167	VA14		
168	VA15		
169	VA16		
170	VA17		
171	VA18		
172	VA19		
173	VA20		
174	VA21		
175	VA22		
176	VA23		
177	SOUND	-	VIDEO+PSG
178	PSG (ANALOG)	O	
179	SOUND AVSS	-	
180	VSS	-	GND
181	$\overline{\text{INT}}$	O	Z80 interface signals.
182	$\overline{\text{BR}}$	O	68000 interface signals.
183	$\overline{\text{BGACK}}$	I/O	
184	$\overline{\text{BG}}$	I	
185	$\overline{\text{IPL1}}$	O	
186	$\overline{\text{IPL2}}$	I	
187	$\overline{\text{IORQ}}$	O	Z80 interface signals.
188	$\overline{\text{ZRD}}$	I	
189	$\overline{\text{ZWR}}$	I/O	
190	$\overline{\text{MI}}$	I	68000 interface signals.
191	$\overline{\text{AS}}$	I/O	
192	$\overline{\text{UDS}}$		
193	$\overline{\text{LDS}}$		
194	R/W		
195	$\overline{\text{DTAK}}$		
196	$\overline{\text{UWR}}$	O	P-SRAM interface.
197	$\overline{\text{LWR}}$	I/O	
198	$\overline{\text{CASO}}$	I/O	
199	$\overline{\text{RASO}}$	O	P-SRAM interface.
200	ZD0	I/O	Z80 data bus.
201	ZD1		
202	ZD2		
203	ZD3		
204	ZD4		
205	ZD5		
206	ZD6		
207	ZD7		
208	VDD	-	Power supply.

# IC7/8 65536 Word × 4bit Dynamic RAM

IC M5M4C264L-12

IC M5M4C264L-15

IC UPD41264V-12

IC MB81461-12

IC HM53461ZP-12

IC TMS4461-12SDL


IC V53C261Z10

IC KM424C64Z-10


IC MSM51C262-10ZS

IC KM424C64Z-12


## Outside View



## Pin Layout



## Block Diagram







### IC9/10 Quad Operational Amplifier

IC LM324

■ Top View




■ Pin Layout




### IC11 RGB Encoder

IC CXA1145M-T6

■ Top View




■ Pin Layout




IC12

IC UPC7805HF

■ Top View



■ Block Diagram




# PARTS SPECIFICATIONS

## IC1 16/32-bit Microprocessor


IC SCN68000C8N64

IC MC68000P8

### Top View & Pin Layout



### Signal Description



### Description

No.	Pin Name	I/O	Function
1	D <sub>4</sub>	I/O	Data bus
2	D <sub>3</sub>		
3	D <sub>2</sub>		
4	D <sub>1</sub>		
5	D <sub>0</sub>		
6	AS	O	Address strobe
7	UDS	O	Upper data strobe
8	LDS	O	Lower data strobe
9	R/W	O	Read/write
10	DTACK	I	Data transfer Acknowledge
11	BG	O	Bus grant
12	BGACK	I	Bus grant acknowledge
13	BR	I	Bus request
14	V <sub>CC</sub>	-	Power supply
15	CLK	I	Clock
16	V <sub>SS</sub>	-	GND
17	HALT	I/O	Halt
18	RESET	I/O	Reset
19	VMA	O	Valid memory address
20	E	O	Enable
21	VPA	I/OI	Valid peripheral address

No.	Pin Name	I/O	Function
22	BERR	I	Bus error
23	IPL <sub>2</sub>	I	Interrupt control
24	IPL <sub>1</sub>		
25	IPL <sub>0</sub>		
26	FC <sub>2</sub>	O	Processor status
27	FC <sub>1</sub>		
28	FC <sub>0</sub>		
29	A <sub>1</sub>	O	Address bus
30	A <sub>2</sub>		
31	A <sub>3</sub>		
32	A <sub>4</sub>		
33	A <sub>5</sub>		
34	A <sub>6</sub>		
35	A <sub>7</sub>		
36	A <sub>8</sub>		
37	A <sub>9</sub>		
38	A <sub>10</sub>		
39	A <sub>11</sub>		
40	A <sub>12</sub>		
41	A <sub>13</sub>		
42	A <sub>14</sub>		
43	A <sub>15</sub>		

No.	Pin Name	I/O	Function
44	A <sub>16</sub>	O	Address bus
45	A <sub>17</sub>		
46	A <sub>18</sub>		
47	A <sub>19</sub>		
48	A <sub>20</sub>		
49	V <sub>CC</sub>	-	Power supply
50	A <sub>21</sub>	O	Address bus
51	A <sub>22</sub>		
52	A <sub>23</sub>		
53	V <sub>SS</sub>	-	GND
54	D <sub>15</sub>	I/O	Data bus
55	D <sub>14</sub>		
56	D <sub>13</sub>		
57	D <sub>12</sub>		
58	D <sub>11</sub>		
59	D <sub>10</sub>		
60	D <sub>9</sub>		
61	D <sub>8</sub>		
62	D <sub>7</sub>		
63	D <sub>6</sub>		
64	D <sub>5</sub>		


IC2/3 32768 Word × 8bit CMOS Pseudo-Static RAM

IC HM65256BSP-15

IC UPD42832C-15

IC TC51832-12


■ Top View & Pin Layout



■ Pin Name

Pin Name	Function
A0-A14	Address input
$\overline{WE}$	Write enable input
$\overline{OE/RFSH}$	Output enable input/refresh input
$\overline{CE}$	Chip enable input
I/O1-I/O8	Data input/output
V <sub>CC</sub>	Power supply
GND	Ground

■ Block Diagram




## IC4

IC CUSTOM CHIP UPD92271

Parts No. : 315-5433

## ■ Top View



## ■ Pin Name


No.	Pin Name	No.	Pin Name	No.	Pin Name	No.	Pin Name
1	VDD	41	GND	81	VDD	121	GND
2	MCLK	42	GND	82	A07	122	GND
3	CART	43	ZA4	83	A08	123	VCLK
4	ZRMM	44	ZA3	84	A09	124	XM3
5	XREF	45	ZA2	85	A10	125	XAS
6	XM1	46	ZA1	86	A11	126	LDS
7	ZRSS	47	ZA0	87	A12	127	UDS
8	XZBR	48	QA4	88	A13	128	RW0
9	WAI	49	QA6	89	A14	129	DTK
10	ZBAK	50	QA0	90	A15	130	BG
11	ZWW	51	QA1	91	A16	131	BGA
12	ZRR	52	QA2	92	A17	132	BR
13	IREQ	53	QA3	93	A18	133	HALT
14	MRQ	54	QA5	94	A19	134	VRES
15	XNMI	55	QB4	95	A20	135	XVPA
16	ZD1	56	QB6	96	A21	136	FC0
17	ZD0	57	QB0	97	A22	137	FC1
18	ZD7	58	QB1	98	A23	138	D00
19	GND	59	QB2	99	GND	139	D01
20	VDD	60	QB3	100	VDD	140	D02
21	GND	61	QB5	101	HL	141	D03
22	ZCLK	62	QC0	102	XFDW	142	D04
23	WRES	63	QC1	103	XFDC	143	D05
24	ZD2	64	QC2	104	XDIS	144	D06
25	ZD6	65	QC3	105	FRES	145	D07
26	ZD5	66	QC4	106	VDPM	146	D08
27	ZD3	67	QC5	107	XROM	147	D09
28	ZD4	68	QC6	108	ASEL	148	D10
29	ZAF	69	TST0	109	XTIM	149	D11
30	ZAE	70	TST1	110	RAS2	150	D12
31	ZAD	71	TST2	111	CAS2	151	D13
32	ZAC	72	XJAP	112	XOE0	152	D14
33	ZAB	73	A01	113	CAS0	153	D15
34	ZAA	74	A02	114	SRES	154	NTS
35	ZA9	75	A03	115	XCE0	155	HSYC
36	ZA8	76	A04	116	XLWR	156	SOUN
37	ZA7	77	A05	117	IA14	157	INTA
38	ZA6	78	A06	118	XNOE	158	EDCK
39	ZA5	79	GND	119	XEOE	159	GND
40	VDD	80	GND	120	VDD	160	GND

IC6 Z80A Central Processing Unit

IC Z80A

Parts No. : 315-0041

■ Top View & Pin Layout




■ Description

Pin	Pin Name	I/O	Function
30~40 1~5	A0~A15	3-STATE O	System address bus.
15~12 7~10	D0-D7	3-STATE I/O	System data bus.
6	CLOCK	I	Receives a +5V single-phase clock signal.
16	INT	I	Active "Low". If the input/output device issues a signal that requests an interrupt to the Z80 CPU and the interrupt enable flag is zero, this interrupt request is accepted at the end of the instruction that is currently in progress.
17	NMI	I	Active "Low". This is an interrupt request that has priority over INT and cannot be inhibited by the software. NMI is always accepted, and when the instruction that is currently in progress finishes, interrupt processing is started and the Z80 CPU automatically starts from address 0066H.
18	HALT	O	Active "Low". This indicated that the HALT instruction is being executed. Executes the NOP instruction internally and also refreshes memory. The halt state is released by RESET, NMI or INT (when enabled).
19	MREQ	3-STATE O	Active "Low". This indicated that the address bus outputs the effective memory address for memory read/write.
20	IORQ	3-STATE O	Active "Low". This indicates that the low-order 8 bits of the address bus output effective addresses of the input/output device for the read/write operation with this device. This is output together with MI during an interrupt response to indicate the response.
21	RD	3-STATE O	Active "Low". This indicates the timing with which data from the memory or input/output device is read.
22	WR	3-STATE O	Active "Low". This indicates that the effective data to be written to the memory or input/output device the address of which is specified is on the data bus.
23	BUSAK	O	When the bus request is acknowledged, this informs the bus master which outputs the bus request that the system bus can be controlled.
24	WAIT	I	Active "Low". Signal to inform the CPU that the memory or input/output device the address of which is specified is not ready to send data. The CPU is waiting when this signal is input.
25	BUSRQ	I	Active "Low". This has priority over NMI and is accepted at the end of the machine cycle that is currently in progress. This is set to "Low" when a bus master other than the CPU wants to control the system bus.
26	RESET	I	Active "Low". This resets the interrupt enable flag, interrupt vector register and memory refresh register of the program counter to set the interrupt mode to mode 0, thus initializing the Z80 CPU.
27	MI	O	Active "Low". This indicates that the machine cycle being executed is an OP code fetch cycle.
28	RFSH	O	Active "Low". This indicates that the address for refreshing the dynamic RAM is output to the low-order 7 bits of the address bus. MREQ also goes "Low" at this time.


### IC7 65536 bit Static CMOS RAM

- |                |                       |                         |                |
|----------------|-----------------------|-------------------------|----------------|
| IC UPD4168C-20 | IC UPD4168C-15        | IC UPD4168C-15-SG       | IC UPD4364C-15 |
| IC UPD4364CX   | IC MB8464A-15L        | IC TMM2064-15           | IC TMM2063-12  |
| IC HM6264L-120 | IC KM6264BL-12 DIP600 | IC KM6264BLS-12L DIP300 |                |
| IC HM6265L-90  | IC HY6264LP-15        | IC KM4264L-15           |                |

#### Top View & Pin Layout



#### Block Diagram




#### Operation Mode

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	MODE	OUTPUT STATE	POWER SUPPLY CURRENT
H	x	x	x	Non-select (Power down)	High impedance	I <sub>SB</sub>
x	L	x	x			
L	H	H	H	Output disable		I <sub>CCA</sub>
L	H	L	H	Read	D <sub>OUT</sub>	
L	H	x	L	Write	D <sub>IN</sub>	

### IC8 CUSTOM IC

IC CUSTOM CHIP YM7101  
Parts No. : 315-5313

#### Top View & Pin Layout



■ Description

No.	Pin Name	I/O	Function
1	SD <sub>0</sub>	I	VRAM serial data bus.
2	SD <sub>1</sub>		
3	SD <sub>2</sub>		
4	SD <sub>3</sub>		
5	SD <sub>4</sub>		
6	SD <sub>5</sub>		
7	SD <sub>6</sub>		
8	SD <sub>8</sub>		
9	SE <sub>1</sub>	O	VRAM strobe/control.
10	SE <sub>0</sub>		
11	SC		
12	RAS <sub>1</sub>		
13	CAS <sub>1</sub>		
14	WE <sub>1</sub>		
15	WE <sub>0</sub>		
16	OE <sub>1</sub>		
17	GND	-	GND
18	RD <sub>0</sub>	I/O	VRAM data bus.
19	RD <sub>1</sub>		
20	RD <sub>2</sub>		
21	RD <sub>3</sub>		
22	RD <sub>4</sub>		
23	RD <sub>5</sub>		
24	RD <sub>6</sub>		
25	RD <sub>7</sub>		
26	AGC	-	RGB analog GND.
27	R (ANLONG)	O	Linear RGB output.
28	G (ANLONG)		
29	B (ANLONG)		
30	AVC	-	RGB analog VDD.
31	AD <sub>0</sub>	I/O	VRAM address/data bus.
32	AD <sub>1</sub>		
33	AD <sub>2</sub>		
34	AD <sub>3</sub>		
35	AD <sub>4</sub>		
36	AD <sub>5</sub>		
37	AD <sub>6</sub>		
38	AD <sub>7</sub>		
39	YS	O	Transparent output.
40	SPA/B	I/O	Sprite timing I/O.
41	VSYNC	O	CRT Vsync out/dot clock out.
42	CSYNC	I/O	VIDEO+PSG
43	HSYNC	I/O	CRT HSYNC input/output
44	HL	I	Light pen detect
45	SEL <sub>0</sub>	I	CPU select (68000/Z80)
46	PAL	I	CRT select (NTSC/PAL)
47	RESET	I	Initial reset input.
48	SEL <sub>1</sub>	I	68000 CPU clock (CLK1) I/O control.
49	CLK <sub>1</sub>	I/O	68000 CPU clock (7.67MHz)

No.	Pin Name	I/O	Function
50	SBCR	O	Sub carrier output (4.47/3.58MHz clock)
51	CLK <sub>0</sub>	O	Z80 CPU clock (3.58MHz)
52	MCK	I	Master clock input (53.7MHz).
53	EDCK	I/O	Dot clock input/output (13.4/10.7MHz).
54	VDD	I	Digital VDD.
55	CD <sub>0</sub>	I/O	CPU data bus.
56	CD <sub>1</sub>		
57	CD <sub>2</sub>		
58	CD <sub>3</sub>		
59	CD <sub>4</sub>		
60	CD <sub>5</sub>		
61	CD <sub>6</sub>		
62	CD <sub>7</sub>		
63	CD <sub>8</sub>		
64	CD <sub>9</sub>		
65	CD <sub>10</sub>		
66	CD <sub>11</sub>		
67	CD <sub>12</sub>		
68	CD <sub>13</sub>		
69	CD <sub>14</sub>		
70	CD <sub>15</sub>	I/O	CPU address bus.
71	CA <sub>0</sub>		
72	CA <sub>1</sub>		
73	CA <sub>2</sub>		
74	CA <sub>3</sub>		
75	CA <sub>4</sub>		
76	CA <sub>5</sub>		
77	CA <sub>6</sub>		
78	CA <sub>7</sub>		
79	CA <sub>8</sub>		
80	CA <sub>9</sub>		
81	CA <sub>10</sub>		
82	CA <sub>11</sub>		
83	CA <sub>12</sub>		
84	CA <sub>13</sub>		
85	CA <sub>14</sub>		
86	CA <sub>15</sub>		
87	CA <sub>16</sub>		
88	CA <sub>17</sub>		
89	CA <sub>18</sub>		
90	CA <sub>19</sub>		
91	CA <sub>20</sub>		
92	CA <sub>21</sub>		
93	CA <sub>22</sub>		
94	AYS	I	Sound analog GND.
95	SOUND	O	Sound analog output.
96	AGS	I	Sound analog VDD.
97	GND	I	Digital GND.
98	INT	O	Z80 interface.



No.	Pin Name	I/O	Function
99	$\overline{BR}$	O	68000 interface.
100	$\overline{BGAK}$	I/O	
101	$\overline{BG}$	I	
102	$\overline{MREQ}$	I	Z80 interface.
103	$\overline{INTAK}$	I	68000 interface.
104	$\overline{IPL}_1$	O	
105	$\overline{IPL}_2$		
106	$\overline{IORQ}$	I	Z80 interface.
107	$\overline{RD}$		
108	$\overline{WR}$		
109	$\overline{MI}$		
110	$\overline{AS}$	I	68000 interface.
111	$\overline{UDS}$		
112	$\overline{LDS}$		
113	R/W		

No.	Pin Name	I/O	Function
114	$\overline{DTAK}$	I/O	68000 interface.
115	$\overline{UWR}$	O	Work RAM strobe control.
116	$\overline{LWR}$		
117	$\overline{OE0}$		
118	$\overline{CAS}_0$		
119	$\overline{RAS}_0$	O	Work RAM (DRAM) address/color code output.
120	$RA_0$		
121	$RA_1$		
122	$RA_2$		
123	$RA_3$		
124	$RA_4$		
125	$RA_5$		
126	$RA_6$		
127	$RA_7$	I	Digital VDD.
128	VDD		

**IC9/10 65536 Word × 4bit Dynamic RAM**

IC M5M4C264L-12

IC M5M4C264L-15

IC UPD41264V-12

IC MB81461-12

IC HM53461ZP-12


IC TMS4461-12SDL

IC V53C261Z10


IC KM424C64Z-10

IC MSM51C262-10ZS


■ Outside View



■ Pin Layout




■ Block Diagram



## IC11 FM Sound Source/DA Converter

IC YM2612

## ■ Top View &amp; Pin Layout




## ■ Description

No.	Pin Name	I/O	Function																																																						
1	GND	—	Ground pin.																																																						
2	D <sub>0</sub>	I/O	8-bit bidirectional data bus. Communicates data with the processor.																																																						
3	D <sub>1</sub>																																																								
4	D <sub>2</sub>																																																								
5	D <sub>3</sub>																																																								
6	D <sub>4</sub>																																																								
7	D <sub>5</sub>																																																								
8	D <sub>6</sub>																																																								
9	D <sub>7</sub>																																																								
10	$\overline{\text{TEST}}$	I/O	Pin to test this LSI. Do not connect.																																																						
11	$\overline{\text{IC}}$	I	Initializes the internal register.																																																						
12	GND	—	Ground pin.																																																						
13	$\overline{\text{IRQ}}$	O	Interrupt signal issued from the two timers. When the time programmed into the timer has elapsed, this goes low. Output with open drain.																																																						
14	$\overline{\text{CS}}$	I	Control the D0 – D7 data bus.																																																						
			<table border="1"> <thead> <tr> <th>CS</th> <th>RD</th> <th>WR</th> <th>A1</th> <th>A0</th> <th>Details</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>Writes register addresses of timers, etc.</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Writes register addresses of channels 1-3.</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>Writes register data of timers, etc.</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Writes register data of channels 1-3.</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>Writes register addresses of channels 4-6.</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>Writes register data of channels 4-6.</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>Reads statuses.</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>D0 – D7 are set to high-impedance.</td> </tr> </tbody> </table>	CS	RD	WR	A1	A0	Details	0	1	0	0	0	Writes register addresses of timers, etc.						Writes register addresses of channels 1-3.	0	1	0	0	1	Writes register data of timers, etc.						Writes register data of channels 1-3.	0	1	0	1	0	Writes register addresses of channels 4-6.	0	1	0	1	1	Writes register data of channels 4-6.	0	0	1	0	0	Reads statuses.	1	X	X	X	X	D0 – D7 are set to high-impedance.
			CS	RD	WR	A1	A0	Details																																																	
			0	1	0	0	0	Writes register addresses of timers, etc.																																																	
								Writes register addresses of channels 1-3.																																																	
			0	1	0	0	1	Writes register data of timers, etc.																																																	
								Writes register data of channels 1-3.																																																	
			0	1	0	1	0	Writes register addresses of channels 4-6.																																																	
0	1	0	1	1	Writes register data of channels 4-6.																																																				
0	0	1	0	0	Reads statuses.																																																				
1	X	X	X	X	D0 – D7 are set to high-impedance.																																																				
15	$\overline{\text{WR}}$																																																								
16	$\overline{\text{RD}}$																																																								
17	A <sub>0</sub>																																																								
18	A <sub>1</sub>																																																								
19	A GND	—	Ground pin.																																																						
20	MOR	O	Two-channel analog outputs. These are output with a source follower.																																																						
21	MOL																																																								
22	A V <sub>CC</sub>	—	+5V power supply pins.																																																						
23																																																									
24	$\phi$ M V <sub>CC</sub>	I	Master clock input.																																																						


**IC13 RGB Encoder**

IC CXA1145P

■ Top View




■ Pin Layout




**IC14 Dual Operational Amplifier**

IC LM358

■ Top View



■ Pin Layout





### IC15,17 Three Terminal Regulator

IC MA7805UC

IC MC7805CT

■ Top View

■ Block Diagram



# PARTS SPECIFICATION


## IC1 16/32-Bit Microprocessor

IC MC68HC000FN12


IC HD68HC000CP-12

IC TMP68HC000T-12

### ■ Top View & Pin Layout



### ■ Signal Description




### ■ Description

No.	Pin Name	I/O	Function	No.	Pin Name	I/O	Function	No.	Pin Name	I/O	Function
1	D <sub>4</sub>	I/O	Data Bus	23	VPA	I	Valid Peripheral Address	46	A <sub>15</sub>	O	Address Bus
2	D <sub>3</sub>			24	BERR	I	Bus Error	47	A <sub>16</sub>		
3	D <sub>2</sub>			25	IPL <sub>2</sub>	I	Interrupt Control	48	A <sub>17</sub>		
4	D <sub>1</sub>			26	IPL <sub>1</sub>			49	A <sub>18</sub>		
5	D <sub>0</sub>			27	IPL <sub>0</sub>			50	A <sub>19</sub>		
6	AS	O	Address Strobe	28	FC <sub>2</sub>	O	Processor Status	51	A <sub>20</sub>		
7	UDS	O	Upper Data Strobe	29	FC <sub>1</sub>			52	V <sub>CC</sub>	-	Power Supply
8	LDS	O	Lower Data Strobe	30	FC <sub>0</sub>			53	A <sub>21</sub>	O	Address Bus
9	R/W	O	Read/Write	31	N.C.	-	54	A <sub>22</sub>			
10	DTACK	I	Data Transfer Acknowledge	32	A <sub>1</sub>	O	Address Bus	55	A <sub>23</sub>		
11	BG	O	Bus Grant	33	A <sub>2</sub>			56	V <sub>SS</sub>	-	GND
12	BGACK	I	Bus Grant Acknowledge	34	A <sub>3</sub>			57	V <sub>SS</sub>	-	GND
13	BR	I	Bus Request	35	A <sub>4</sub>			58	D <sub>15</sub>	I/O	Data Bus
14	V <sub>CC</sub>	-	Power Supply	36	A <sub>5</sub>			59	D <sub>14</sub>		
15	CLK	I	Clock	37	A <sub>6</sub>			60	D <sub>13</sub>		
16	V <sub>SS</sub>	-	GND	38	A <sub>7</sub>			61	D <sub>12</sub>		
17	V <sub>SS</sub>	-	GND	39	A <sub>8</sub>			62	D <sub>11</sub>		
18	NC	-	Not Connected	40	A <sub>9</sub>			63	D <sub>10</sub>		
19	HALT	I/O	Halt	41	A <sub>10</sub>			64	D <sub>9</sub>		
20	RES	I/O	Reset	42	A <sub>11</sub>			65	D <sub>8</sub>		
21	VMA	O	Valid Memory Address	43	A <sub>12</sub>			66	D <sub>7</sub>		
22	E	O	Enable	44	A <sub>13</sub>			67	D <sub>6</sub>		
				45	A <sub>14</sub>			68	D <sub>5</sub>		

# IC2 CUSTOM CHIP MCE2

Parts No. : 315-5548

## Top View



## Description


No.	I/O	Pin Name	No.	I/O	Pin Name	No.	I/O	Pin Name	No.	I/O	Pin Name
1	O	OCK25	43	-	V <sub>DD</sub>	85	-	V <sub>SS</sub>	147	-	V <sub>DD</sub>
2	O	OBRAM	44	O	OOWE	86	I	IIRQ	148	I/O	BD9
3	-	V <sub>SS</sub>	45	I/O	BOAD0	87	I	IDXM	149	I/O	BD10
4	I	OXBROM	46	I/O	BOAD1	88	I	ICDCK	150	I/O	BD11
5	I	IROM	47	I/O	BOAD2	89	O	OXPCM	151	I/O	BD12
6	I	ICASO	48	I/O	BOAD3	90	I	IDTEN	152	I/O	BD13
7	I	ILWR	49	I/O	BOAD4	91	I	IWAIT	153	I/O	BD14
8	I	IUWR	50	-	V <sub>SS</sub>	92	O	OHRD	154	-	V <sub>SS</sub>
9	I	IASEL	51	I/O	BOAD5	93	I	IINT	155	I/O	BD15
10	-	V <sub>DD</sub>	52	I/O	BOAD6	94	O	OCDC	156	I/O	BPRA0
11	I	IRAS2	53	I/O	BOAD7	95	O	OPROE	157	I/O	BPRA1
12	I	ICAS2	54	I/O	BOD8	96	-	V <sub>SS</sub>	158	I/O	BPRA2
13	I	IFDC	55	I/O	BOD9	97	-	V <sub>DD</sub>	159	I/O	BPRA3
14	I	IFRES	56	I/O	BOD10	98	O	OC2LR	160	I/O	BPRA4
15	-	V <sub>SS</sub>	57	I/O	BOD11	99	I	IA19	161	I/O	BPRA5
16	O	OERES	58	I/O	BOD12	100	I	IA18	162	I/O	BPRA6
17	I/O	BEAD0	59	I/O	BOD13	101	I	IA17	163	I/O	BPRA7
18	I/O	BEAD1	60	-	V <sub>SS</sub>	102	I	IA16	164	-	V <sub>SS</sub>
19	I/O	BEAD2	61	-	V <sub>DD</sub>	103	I	IA15	165	-	V <sub>DD</sub>
20	I/O	BEAD3	62	I/O	BOD14	104	I	IA14	166	I/O	BPRA8
21	I/O	BEAD4	63	I/O	BOD15	105	I/O	BA13	167	O	OPRRAS
22	I/O	BEAD5	64	O	OLEDR	106	I/O	BA12	168	O	OPRCAS
23	I/O	BEAD6	65	O	OLEDG	107	-	V <sub>SS</sub>	169	O	OPRUWE
24	I/O	BEAD7	66	O	OLATCH	108	I/O	BA11	170	O	OPRLWE
25	I/O	BED8	67	O	OSHFT	109	I/O	BA10	171	I/O	IVA1
26	-	V <sub>SS</sub>	68	O	OATT	110	I/O	BA9	172	I/O	IVA2
27	-	V <sub>DD</sub>	69	O	ODTM	111	I/O	BA8	173	I/O	IVA3
28	I/O	BED9	70	I	IWFCK	112	I/O	BA7	174	I/O	IVA4
29	I/O	BED10	71	I	ISCOR	113	I/O	BA6	175	I/O	IVA5
30	I/O	BED11	72	-	V <sub>SS</sub>	114	-	V <sub>DD</sub>	176	-	V <sub>SS</sub>
31	I/O	BED12	73	I	ISBSO	115	I/O	BA5	177	I/O	IVA6
32	I/O	BED13	74	O	OEXCK	116	I/O	BA4	178	I/O	IVA7
33	I/O	BED14	75	I	ILRCK	117	I/O	BA3	179	I/O	IVA8
34	I/O	BED15	76	I	IDATA	118	I/O	BA2	180	I/O	IVA9
35	O	OERAS	77	I	IC2PO	119	-	V <sub>SS</sub>	181	I/O	IVA10
36	O	OECAS	78	I/O	BDB3	120	I/O	BA1	182	I/O	IVA11
37	O	OEOE	79	-	V <sub>DD</sub>	121	I	IFC0	183	-	V <sub>DD</sub>
38	-	V <sub>SS</sub>	80	I/O	BDB2	122	I	IFC1	184	I/O	IVA12
39	O	OEWEE	81	I/O	BDB1	123	O	OIPL0	185	I/O	IVA13
40	O	OORAS	82	I/O	BDB0	124	O	OIPL1	186	I/O	IVA14
41	O	OOCAS	83	O	OHOCK	125	O	OIPL2	187	I/O	IVA15
42	O	OOWE	84	I	ICK50	126	O	OVPA	188	I/O	IVA16
						127	O	ORESET	189	-	V <sub>SS</sub>
						128	O	OHALT	190	I	IVA17
						129	O	OCLK	191	I/O	BVD0
						130	-	V <sub>SS</sub>	192	I/O	BVD1
						131	-	V <sub>DD</sub>	193	I/O	BVD2
						132	O	ODTACK	194	I/O	BVD3
						133	I	IRXW	195	I/O	BVD4
						134	I	IXLDS	196	I/O	BVD5
						135	I	IXUDS	197	I/O	BVD6
						136	I	IXAS	198	I/O	BVD7
						137	I/O	BD0	199	I/O	BVD8
						138	I/O	BD1	200	-	V <sub>SS</sub>
						139	I/O	BD2	201	-	V <sub>DD</sub>
						140	I/O	BD3	202	I/O	BVD9
						141	I/O	BD4	203	I/O	BVD10
						142	-	V <sub>SS</sub>	204	I/O	BVD11
						143	I/O	BD5	205	I/O	BVD12
						144	I/O	BD6	206	I/O	BVD13
						145	I/O	BD7	207	I/O	BVD14
						146	I/O	BD8	208	I/O	BVD15

IC3 PCM Sound Source


IC RF5C164A

Parts No. : 315-5476A

Top View & Pin Layout



Block Diagram





■ Description (IC3)


Pin No.	Name	I/O	Function	Pin No.	Name	I/O	Function
78	A12	I	Address signals from $\mu$ P.	75	RAMA1	O	Low address signals of the SRAM & MROM.
79	A11			76	RAMA0		
80	A10			42	RAMAX	O	LSB address signal of the MROM.
1	A9			61	RAMC2B	O	High order 32k byte SRAM & MROM select signal.
2	A8			60	RAMC1B	O	Low order 32k byte SRAM & MROM select signal.
3	A7			63	RAMWEB	O	Signal to write data to the pseudo SRAM or SRAM.
4	A6			62	RAMOEB	O	Signal to read data from the pseudo SRAM, SRAM or MROM.
5	A5			31	DAC7	O	Multiplex signals of "R" and "L" data output to the parallel DAC.
6	A4			32	DAC6		
7	A3			33	DAC5		
8	A2			34	DAC4		
9	A1	37	DAC3				
10	A0	29	SHL	O	DAC7-3 "L" data sample/hold signal.		
21	D7	I/O	Data bus signals with $\mu$ P.	30	SHR	O	DAC7-3 "R" data sample/hold signal.
22	D6			39	DAC7R	O	Signal obtained by sampling and holding the DAC7 output at SHR.
23	D5			38	DAC7L	O	Signal obtained by sampling and holding the DAC7 output at SHL.
24	D4			41	WCLK1	O	Word clock signal output to the serial DAC.
25	D3			40	LRCLK	O	LR clock signal output to the serial DAC.
26	D2			36	DATA	O	Digital audio data signal output to the serial DAC.
27	D1			35	BCLK	O	Bit clock signal output to the serial DAC.
28	D0			64	RESETB	I	Reset signal.
77	CSB	I	Chip select signal from $\mu$ P.	70	XIN	I	An external crystal oscillator is connected.
13	RDB	I	Read signal from $\mu$ P.	71	XOUT	O	A clock signal is input to XIN directly.
14	WRB	I	Write signal from $\mu$ P.	16	TEST1	I	Test signal inputs. Normally, fixed at "L". However, TEST2 is fixed at "H" when an MROM or SRAM is used.
44	RAMAD7	I/O	When connected to a pseudo SRAM, these pins provide multiplex signals of the low order address/data to the SRAM, and when connected to an MROM, these pins provide data input signal from the MROM. When connected to an SRAM, these pins also provide data bus signals to the SRAM.	17	TEST2		
45	RAMAD6			18	TEST3		
46	RAMAD5			12	VCC	-	Power supply pins.
47	RAMAD4			19			
48	RAMAD3			43			
49	RAMAD2			69	GND	-	Ground pins.
50	RAMAD1	15					
51	RAMAD0	52					
53	RAMA14	72					
54	RAMA13						
55	RAMA12	O	High order address signals of the SRAM & MROM.				
56	RAMA11						
57	RAMA10						
58	RAMA9						
59	RAMA8						
65	RAMA7	O	Low address signals of the SRAM & MROM.				
66	RAMA6						
67	RAMA5						
68	RAMA4						
73	RAMA3						
74	RAMA2						

Note: The interface with the serial DAC is formed in the MSB initial mode.

**IC5 CMOS Dynamic RAM**

IC UPD424270LE-10

■ Top View & Pin Layout




Input State				Output State	Operation Mode
RAS	CAS	UW	LW		
H	H	D	D	Open	Standby
H	L	H	H	Valid	Standby
L	L	H	H	Valid	Read cycle
L	L	L 2)	L 2)	Open	Early write cycle
L	L	L 2)	L 2)	Underlined	Delayed write cycle
L	L	H→L	H→L	Valid	Read modified write cycle
L	H	D	D	Open	RAS only refresh cycle
H→L	L	D	D	Open	CAS before /RAS refresh cycle
L	H→L	H	H	Valid	High-speed page mode read cycle
L	H→L	L 2)	L 2)	Open	High-speed page mode early write cycle
L	H→L	L 2)	L 2)	Underlined	High-speed page mode delayed write cycle
L	H→L	H→L	H→L	Valid	High-speed page mode read modified write cycle

Note: H=High(inactive), L=Low(active), D=Don't care.


**IC6 Battery Back-up**

IC MB3790

■ Top View & Pin Layout



■ Block Diagram




**IC 7/8 65536 Word × 16bit Dynamic RAM**

IC TC511664BZ-80


IC TC511664Z80

■ Top View & Pin Layout



■ Pin Name


A0-A7	Address Input
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{UW}}$	Read/Upper Bit Write Input
$\overline{\text{LW}}$	Read/Lower Bit Write Input
$\overline{\text{OE}}$	Output Enable
I/O1-I/O16	Data I/O
V <sub>CC</sub>	Power Supply (+5V)
V <sub>SS</sub>	Ground
N.C.	Not Connected



### IC9 8-Circuits Non-Inverting Bus Transceiver

IC 74HC245

#### Top View & Pin Layout




### IC10/11 8bit CMOS Pseudo Static RAM

IC TC51832AFL-10

IC TC51832FL-10


#### Top View & Pin Layout



#### Pin Configuration and Pin Description

Symbol	Pin Name
$A_0 \sim A_{14}$	Address Input
R/W	Read / Write Input
$\overline{OE} / \overline{RFSH}$	Output Enable / Refresh
$\overline{CE}$	Chip Enable
$I/O_1 \sim I/O_8$	Data Input / Output


#### Block Diagram



# IC13 CD-ROM LSI

IC LC8951

## Top View



## Description

No.	I/O	Pin Name	No.	I/O	Pin Name	No.	I/O	Pin Name	No.	I/O	Pin Name
1	-	V <sub>SS</sub>	21	I/O	IO3	41	-	V <sub>SS</sub>	61	O	EOP
2	O	RA6	22	I/O	IO2	42	I/O	D3	62	O	RCS
3	O	RA7	23	I/O	IO1	43	I/O	D4	63	O	HDE
4	O	RA8	24	-	V <sub>SS</sub>	44	I/O	D5	64	-	V <sub>SS</sub>
5	O	RA9	25	I	EXTAL	45	I/O	D6	65	I/O	HD7
6	O	RA10	26	O	XTAL	46	I/O	D7	66	I/O	HD6
7	O	RA11	27	I	TEST A	47	I	RS	67	I/O	HD5
8	O	RA12	28	I	TEST B	48	I	RD	68	I/O	HD4
9	O	RA13	29	I	CSEL	49	I	WR	69	I/O	HD3
10	O	RA14	30	I	LMSEL	50	I	CS	70	I/O	HD2
11	O	RA15	31	-	V <sub>DD</sub>	51	O	INT	71	I/O	HD1
12	O	RWE	32	I	LRCK	52	-	V <sub>SS</sub>	72	I/O	HD0
13	-	V <sub>SS</sub>	33	I	SDATA	53	I	RESET	73	-	V <sub>DD</sub>
14	O	ROE	34	I	BCK	54	I	ENABLE	74	I	SELDRQ
15	I/O	ERA	35	I	C4LR	55	I	HRW	75	O	RA0
16	I/O	IO8	36	I	C2PO	56	I	HRD	76	O	RA1
17	I/O	IO7	37	O	MCK	57	I	CMD	77	O	RA2
18	I/O	IO6	38	I/O	D0	58	O	WAIT	78	O	RA3
19	I/O	IO5	39	I/O	D1	59	O	DTEN	79	O	RA4
20	I/O	IO4	40	I/O	D2	60	O	STEN	80	O	RA5


# IC14/15/16 64k(8k × 8)bit Static RAM

IC MB8464A-90


IC MB8464A-80

IC MB8464A-10LL PF-G-BND

## Top View & Pin Layout




## Block Diagram



### IC17 2-Circuit D-type Flip-flop

IC 74AC74 IC74VHC74

#### ■ Top View & Pin Layout



### IC1/2 18Bit Digital Filter & 16Bit D/A Converter

IC LC7881M - C IC 7883KM

#### ■ Top View



#### ■ Description


Pin	Name	I/O	Function
1	CH1OUT	O	DAC CH-1 output.
2	VrefH	-	Reference voltage "H" input.
3	AVDD	-	Power supply of analog circuits.
4	DVDD	-	Power supply of digital circuits.
5	BLCK	I	Bit clock.
6	DATA	I	Digital audio data input. Input from the MSB in the bit serial state.
7	LRCK	I	L/R clock input. LRCK="H" CH1 LRCK="L" CH2
8	TEST	I	Test pin. (normally, set to "L")
9	ATT	I	Attenuator data input. Input from the LSB in the bit serial state.
10	SHIFT	I	Attenuator data transfer clock input.
11	LATCH	I	Attenuator data latch clock input.
12	INITB	I	Initializing signal input. (normally, set to "H")
13	TEST	I	Test pin. (normally, set to "L")

Pin	Name	I/O	Function
14	EMPH2	I	De-emphasis setting pins.
15	EMPH1		
16	D/N	I	Double/Normal speed switching pin.
17	SOC2	I	Input source select inputs. (PULL-DOWN)
18	SOC1		
19	MODE	I	Operation mode setting pin. (PULL-DOWN)
20	TEST	I	Test pins. (normally, set to "L") (PULL-DOWN)
21			
22	DGND	-	Ground of digital circuits.
23	CLKOUT	O	Clock output. 392Fs: 1/2 XOUT 384Fs, 448Fs, 512Fs : XOUT
24	XIN	I	Crystal oscillator input.
25	XOUT	O	Crystal oscillator output.
26	AGND	-	Ground of analog circuits.
27	VrefL	-	Reference voltage "L" input.
28	CH2OUT	O	DAC CH-2 output.


**IC3/4/5 Quad Operational Amplifier**

IC UPC844G2

■ Top View




■ Pin Layout



**IC6 3-Terminal Voltage Regulator**

IC UPC2405HF

■ Front View



**SEGA™**